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EVALUATION OF INTERRUPT HANDLING ROUTINES WITH A
LOGIC STATE ANALYSER
Phillip John McKerrow
Department of Computing Science,
The University of Wollongong,
Wollongong, N.S.W. 2500
Australia.
ABSTRACT
Use of a logic state analyser as a hardware
monitoring tool is described. The interrupt han-
dling routines of the UNIX* operating system, run-
ning on a Perkin-Elmer 7/32, were measured before
and after major code modification. CLock handLing
is used as an example. Performance improvements
included a reduction in the execution time of the
common interrupt handler from 654 to 55 micro-
seconds and a consequent reduction in cLock han-
dling time from 842 to 347 micro-seconds. Meas-
urement methods and performance enhancements are
discussed.
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1. INTRODUCTION
As digitaL Logic circuits increased in compLexity, tradi-
tionaL fauLt-finding tooLs became inadequate. OsciLLoscopes are
ideaL for monitoring one or two high speed signaLs; simiLarLy,
Logic probes for Low speed digitaL signaLs or for catching the
occasionaL high speed puLse. Logic timing anaLysers were
deveLoped to assist in the fauLt-finding of compLex, high-speed,
Logic circuits. This tooL monitors many signaL Lines, e.g. com-
puter bus. Readings are synchronised with an externaL cLock;
typicaLLy bus synchronisation and processor cLocks. Thus the
data read by the anaLyser is identicaL to the data Latched into
the device at the receiving end of the bus. Some Logic timing
anaLysers have been enhanced to indicate if bus activity has
occurred between measurements.
Logic timing anaLysers met with success as engineering
fauLt-finding tooLs. It was not Long before they were being used
to monitor program fLow. From this the Logic state anaLyser
(figure 1) was deveLoped. Manufacturers [1] cLaiming it to be a
vaLuabLe tooL for monitoring software, code optimisation and per-
formance anaLysis.
Performance evaLuation research at the University of WoL-
Longong has incLuded using a Logic state anaLyser as a hardware
monitoring tooL. This paper discusses the anaLysis of the inter-
rupt handLing routines of the UNIX* operating system using a
Logic state anaLyser.
2. RESEARCH GOALS
System performance is studied using a number of measurement
and modeLLing techniques incLuding queueing modeLs, simuLation
modeLs and work-Load modeLs. Queueing network [2, 3J modeLs are
currentLy popular because of their mathematicaL tractabiLity,
intuitiveness and success in the fieLd. The data required to
deveLop and use these models is obtained using software and
hardware monitoring tooLs. Some computer manufacturers are pro-
viding software monitoring tools as part of their systems [4J.
ImpLementing software tooLs on an existing system requires a
thorough knowLedge of the operating system and a wiLLingness to
modify it. The greatest disadvantage of software monitoring is
that it uses system resources interfering with performance.
Hardware monitoring does not interfere with the software
being studied. TraditionaL hardware tooLs have provided Limited
information and if not designed into the hardware can be diffi-
cuLt to impLement. Logic state anaLysers are the Latest deveLop-
ment in the stored-program cLass of hardware tooLs. They contain
some "inteLLigence" and have great flexibility.
* UNIX is a trademark of BeLL Laboratories
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Figure 1. HP 1610A Logic State Analyser
Figure 2. Connection of the analyser to the
Computers Back Plane
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Our interest is in the deveLopment of a hardware monitoring
tooL which wiLL act Like a "system microscope". It shouLd be
easiLy attached to any data fLow path in the system in order to
coLLect user seLected information - data patterns, program fLow,
data transfer. SubsequentLy, the seLected data wiLL be anaLysed
and performance indices caLcuLated directLy or from modeLs. The
specific goaL of the work discussed in this paper is to evaLuate
the Logic state anaLysers suitabiLity for this task.
This goaL needs to be seen in the context of wider perfor-
mance evaLuation goaLs:
(i) Performance evaLuation of the UNIX operating system. UNIX
was moved from DigitaL Equipment Corporation PDP-11 series
of computers to Perkin-ELmer thirty-two bit series
machines by Richard MiLLer [5,6,7] at the University of
WoLLongong. The Perkin-ELmer version is now avaiLabLe
commerciaLLy, a worLd first in portabiLity, motivating
evaLuation of its performance in an environment it was not
designed for.
(ii) DeveLopment of an easy to use hardware/hybrid performance
evaLuation tooL.
(iii) To deveLop our own understanding of performance evaLuation
theory and practice, and hopefuLLy to make a smaLL contri-
bution to the field.
3. LOGIC STATE ANALYSER
The state anaLyser (figure 1) monitors thirty-two digitaL
signaLs simuLtaneousLy with a maximum sampLing rate of ten mega-
hertz [8]. It can store sixty-four readings and dispLay any
sequentiaL group of twenty-four of these. Each reading is syn-
chronised with an externaL cLock. The anaLyser can be set up to
trigger on a specified sequence of data patterns. Once triggered
it wiLL record the occurrence of specified data patterns (states)
untiL its memory is fuLL.
The anaLyser is connected directLy to the backpLane of a
Perkin-Elmer 7/32 processor (figure 2). Insulated connectors,
suppLied with it, push onto wire wrap pins making a convenient
and safe connection. Connection of an anaLyser is outside the
scope of the normal Perkin-ELmer hardware maintenance contract.
The contract was renegotiated to overcome this problem. For some
computers, HewLett Packard seLLs cards that pLug into the proces-
sor chassis thereby simplifying signal connection.
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The Interdata 7/32 was the first of the Perkin-ELmer
thirty-two bit minicomputer series; reLeased in 1974. It uses
750 nano-second core memory and the fastest instructions take one
micro-second, e.g. register to register add. Communication with
memory occurs over a twenty bit address bus and a sixteen bit
data bus.
Eight bits of the data bus, sufficient to read the operation
code, the eighteen bit LocaL address bus and some status Lines
(figure 3) are connected to the anaLyser. Perkin-Elmer 7/32
microcode differentiates between memory reads to fetch instruc-
tions and memory reads to fetch data. The signal used as a clock
is produced as a result of the execution of an instruction fetch
in the microcode. The clock is active low. On the rising edge
of the clock both address and data buses are stable. The data
bus contains the operation code fetched from the Location speci-
fied by the address bus. Comparison of data bus information to a
machine code listing estabLishes confidence in the anaLysers
operation.
Communication between the user and the analyser is carried
out using a series of interactive video displays which can be
called and modified from the keyboard.
Input signals are split into logical groups with group
seLectable number base and Logic polarity using the format
display (figure 3). If the clock stops, e.g. operating system
crash or Loose connection, a sLow clock warning is flashed. Sig-
nal activity in the preceding one hundred milli-seconds is indi-
cated by a "!" symbol on the display below the label assignment
providing an indication of bus activity or possible signal loss.
The trace display (figure 4,5) allows the user to specify:
(i) The sequence of states required for triggering and whether
the trace should start, centre or end at the trigger
point. Also the number of times that state is to occur,
e.g. the tenth time through a Loop.
(ii) The states to be traced. Normally when first looking at a
routine all states are examined. As understanding of the
routine increases it can be characterised by branches,
loops and sequenti a L ' secti ons of code. Often on ly the
entry points of these sections need to be traced.
(iii) Measurement of time or number of states between readings.
(iv) Restarting of a trace trigger sequence if the states don't
occur in the specified sequence.
These controls give the user considerabLe flexibility and power
in measurement. A singLe path through a complex branching net-
work (figure 6) or the program fLow through muLtiply nested Loops
can be traced.
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Figure 3. Format Display A - address bus
D - data bus
B - status - local/remote memory
- user/supervisor mode
- signal activity
Figure 4. Trace Display set up to trigger on entry
to clock routine and to trace all states
before and after the trigger state. Time
between states is to be recorded also.
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Figure 5. Trace Display set up to:-
(i) Trigger when specified path through clock
routine is found.
(ii) Restart trigger sequence if routine
exi tis reached by anot'her path.
(iii) Trace only states of interest.
(iv) Count the number of interrupts between
states.
4998r---~
Figure 6. Complex network branching requires high level
sequential trigger capability. e.g. Trace states
from 4AF2 only when dashed path is executed.
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Figure ? DispLay of traced states.
Figure 8. GraphicaL dispLay of the addresses
recorded in figure?
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Measurement is initiated by the press of a key. When the
measurement is complete the analyser automatically displays (fig-
ure 7) twenty-four of the sixty-four states. Other recorded
states can be observed by rolling the display. The complete set
of states for a particular label can be displayed graphically
(figure 8) allowing rapid user a.nalysis by pattern recognition.
4. APPROACH
Our initial approach was to measure and model the low level
routines running in the computer, starting with a completely idle
system. When no user programs are active the operating system is
occupied solely with housekeeping functions, e.g. the time of day
clock. From this we are gradually progressing to a fully loaded
system.
The philosophy behind this approach is:
(i) These routines are relatively small and thus easy to
modify.
(ii) Many of the routines constitute fixed overheads and thus
have to be taken into account when measuring higher level
behaviour.
(iii) We were interested in measuring the interrupt handling
routines.
(iv) Only a small part of the operating system is written in
assembler; the majority is written in the C programming
language. To enable the transfer from PDP 11 to Perkin-
Elmer the assembler code had to be rewritten making it an
area of interest. The assembler code includes the common
interrupt handling routines.
(v) The heart of any operating system is the scheduler and its
associated interrupt handling routines. It was imperative
that these be understood before more extensive measure-
ments were made.
5. INTERRUPT HANDLING HARDWARE
A variety of interrupts, all of which can be inhibited by
masks in the program status word (figure 9), occur within a
Perkin-Elmer 7/32 system.
External devices interrupt the processor via the single
level immediate interrupt. When the processor recognizes the
request, the following sequence ;s initiated:
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Bi t 16
Bi t 17
Bi t 18
Bit 19
Bit 21
Bit 22
Bit 23
Bit 24:27
Bit 28:31
Wait state
Enable Immediate Interrupts
Enable Machine Malfunction
Interrupts
Enable Arithmetic fault
Interrupts
Enable Relocation/Protection
Enable System Queue Service
Supervisor mode
Register set
Condition code
Figure 9. Program Status Word
(i) The current instruction is completed and the location
counter updated to point to the next instruction.
(ii) The processor switches from the user register set to the
supervisor register set. The 7/32 has two sets of sixteen
thirty-two bit general purpose registers, selectabLe using
a flag in the program status word. One is used by user
programs, the other is reserved for supervisor functions.
(iii) The current program status word is saved in two of the
supervisor registers.
(iv) The status portion of the program status word is set to:
a) disable all interrupts except machine malfunction
b) allow privileged instructions to be executed, and
c) disable memory relocation and protection.
(v) The interrupt is acknowledged. Device number and status
are obtained from the interrupting device and placed in
regi sters.
(vi) An address in the interrupt service pointer table is cal-
culated from the device number. The start address of the
interrupt service routine is obtained from this location
and loaded into the location counter portion of the pro-
gram status word.
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(vii) Execution of the interrupt service routine is commenced.
6. COMMON INTERRUPT HANDLER
When UNIX was transferred to the Perkin-Elmer, the design of
the original version was maintained. The assembler code was
written to match the functions of the PDP 11 code as closely as
possible. There is an entry in the interrupt service pointer
table for each external interrupting device. The processor vec-
tors to this address (figure 10) and commences execution.
Software traps (supervisor calls) are handled in a similar
manner.
The address of the interrupt handling program and the
desired processor status is obtained. Then all interrupts and
software traps branch to the common interrupt handling routine
which performs functions common to all interrupt and trap
hand lers.
If the system was previously in user mode it is necessary to
load the memory relocation registers to switch to the kernels
address space. Then memory relocation and protection is re-
enabled. Any information to be passed to the device interrupt
handler is saved on the stack and the processor is switched to
the user register set. User registers are saved and if a trap
handler, not a device interrupthander, is to be called inter-
rupts are enabled.
The appropriate interrupt or trap handLer is calLed to carry
out the action necessary to service the interrupt or trap. On
return from the handler, a check is made to see if a higher
priority process may be waiting for service if the processor was
executing a user process prior to the interrupt. Once a second
the clock handLer sets a flag to force this to happen. If so the
process dispatcher is caLled to determine if a higher priority
process is waiting and to switch to that process.
Then the common interrupt routine returns to the mode of
operation prior to the interrupt or to a higher priority user
process.
This code was studied wtth the state analyser. Execution
times in micro-seconds of the different sections of code are
shown on figure 10. Times in brackets are for a software monitor
that can be added to the routine. This monitor measures system,
user and idle time to the nearest millisecond using a precision
internaL cLock. For every interrupt from a user process this
tool costs 42 micro-seconds and 48 micro-seconds for an interrupt
or trap from a kernel process. When a return is made to idLe the
monitor costs an extra 50 micro-seconds. Counters maintained by
the tooL can be accessed by accounting programs.
interrupts
10
disable
187
13+frap
disable m~mory
relocation•.
Set relocation
egistets to user
address ace.
11 K;"n;1 - - l
-l.l.Ser I
- 1 Higher priority I
I user I
~. ldle-sched!:!.!er.. J
47 + (50)
No
User
User
nable interrupts.
1 .5 - 3· 4 C~ ffap handler
msec fa switch faa
higher priority
rocess
Kernel
64-88
disable interrupt.
Restore status
of previous
rocess
Trap- S VC
_ I -' _
CALL
figure 11
26 (12)
get user stack
pointer for
kernel use
14- 16
Get trap
handler address
and
kernel P S It'
Kernel
(6)
180
set relocation
regis ters fa
kernel address
(afdress switch)
140- 151
Call e.g.
appropriate Clock-189
hanriler
Get interrupf
handler address
and
kernel PS W
(16)
enable memory
relocation.
save psw. device
fatus on s fack.
Switch to user
regis ter set.
Save user regis trs
f trap enable
interru fs
Figure 10. Common Interrupt Handling Routine.
Numbers above box's are the execution
time in micro-seconds.
Numbers in brackets are the execution time
of the software monitor that can be added.
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Execution time for the common interrupt routine depends upon
the processor state prior to the interrupt. The time taken by
the high level interrupt and trap handlers varies from handler to
handler. For two sections of the flow chart on figure 10 a time
range is given. This is due to variations in the time taken for
the effective address calculation in indexed instructions. Total
time taken to execute the common interrupt handler code for vari-
ous conditions is given in table 1.
If the machine is idle when interrupted, the interrupt is
serviced and then the scheduler entered. Depending upon the
action of the interrupt handler either a process is started or
the system returns to idle. A return to idle via the scheduler
takes 47 micro-seconds.
7. CLOCK INTERRUPT HANDLING
The purpose of the common interrupt routine described in the
last section is to remove common actions, e.g. saving user regis-
ters, from the interrupt handling routines. Information required
by the handler is placed on the stack. This defines a standard
linkage and thus modularises the interrupt handling software.
Adding a new interrupt handler is reasonably simple.
The regular nature of the clock interrupt, every ten milli-
seconds, makes the handler relatively easy to monitor. When the
computer is idle only the clock interrupt handling routine uses
any system resources. Two cleanup routines are started by the
clock at regular intervals (0.5 and 5 minutes). Thus measuring
and modelling the clock routine characterises an idle system.
The clock routine is written in the 'C' programming
language. Assembler mnemonics produced by the C compiler are
assembled to produce machine code. Thus an assembler listing of
the C program is available. This was used in conjunction with
symbolic debug to define program entry, branch and exit addresses
for state analysis.
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Table 1. Common Interrupt Handler Execution Time
Exception Previ ous Return Basi c Time Additional
Type Mode Mode Microseconds Time
Interrupt Kernel Ke rne l 303-336 handler
.. User User 654-687 handler
.. User Higher 667-700 handler
priori ty +
user switch
" Idle Idle 350 handler
Trap Kernel Kernel 297-332 handler
" User User 648-683 handler
.. User Higher 661-693 handler
priority +
user switch
Table 2. Representative Times for Clock Handling
in micro-seconds after Modifications
Clock tick during kernel process 341
Clock tick during user process 347
Clock tick during user process 3,151
return to a higher priority process
1 second period, kernel process, no 5,634
ca l Louts
1 second period, user process, caL- 6,022
louts pending
Clock tick during user process 1,475
1 caLlout-printer new line deLay
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General housekeeping functions are performed by the clock
routine in the following order:
(i) Every ten millisecond clock tick:
(a) The contents of a memory location selected with the
front panel switches are displayed on the front panel.
(b) A function can arrange to be called with a specified
argument after a period of time, e.g. new line delay on
a TTY driver. To do this an entry consisting of an
incremental time, an argument and a function address is
placed in the callout queue. The clock decrements the
incremental time of the first entry in the queue. When
it reaches zero the function is executed and the queue
is updated.
(c) User or system time is updated for the current process.
(d) Time used by the current process is incremented for use
in process priority calculations.
(ii) At the end of everyone second period:
(a) Time of day measured in seconds, since the beginning of
the year, is incremented.
(b) A flag is set for the process to give up the central
processing unit to a higher priority process that may
be waiting.
(c) Wakeup any processes that are waiting for a once second
period to end.
(d) For all currently defined processes:
1. Increment their process time.
2. If any sleeping processes are ready to wake up
modify their process table entry so that they are
able to be started by the scheduler.
3. Reduce the priority of the current process and if
it goes below a set level recalculate process
priority.
(e) If the scheduler is waiting to rearrange things, e.g.
as a result of swapping a program into memory from
disc, wake it up.
than
rupts
doing
The clock routine is a small routine but can take
the ten milli-seconds between clock ticks. So that
are not lost the clock is able to interrupt itself
callouts and during the once-per-second processing.
longer
inter-
while
A flag
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is set to ensure that these areas of code are not entered when
processing the second interrupt.
Time taken to execute the routine depends upon the number of
callouts and whether a one second period is up. The majority of
the routine could be characterised by measuring individual sec-
tions and combining these as we did with the common interrupt
routine. However, important information can be obtained using a
simpler approach.
Set the state analyser to trigger on a clock interrupt, i.e.
the address the interrupt vectors to. Trace the clock routine
entry address; exit address and an address in each of the
branches to be studied. If the interrupt handler entry and exit
addresses are not known the common interrupt routine call and
return addresses (figure 10) could be traced. Routine execution
time is the time between these two states. Occurrence in the
trace of branch addresses indicate the path taken through the
routine.
When the system is idle there are no callouts, everyone
hundred clock ticks the one second code is executed and two
processes are asleep. The time taken to service a clock tick is
541 to 548 micro-seconds consisting of common interrupt handling
- 303 micro-seconds, clock handling - 188-195 micro-seconds and
return to idle via the scheduler - 47 micro-seconds. If the
software monitor is added an additional 92 micro-seconds is used.
Thus servicing the clock takes a minimum of 5.41 percent of cen-
tral processing time. Increasing the clock frequency to give a
one millisecond tick would render the computer almost useless for
any other processing. Reducing the frequency of the clock tick
to one tick everyone hundred milli-seconds would reduce clock
handling to less than one percent of central processing time.
Changing the cLock frequency requires either modifying the line
frequency clock hardware or using a less accurate quartz oscilla-
tor based precision interval clock.
SeLection of cLock interrupt rate is an important considera-
tion in system designs. With faster computers this should be
Less of a probLem.
When executing user programs servlclng the cLock takes even
Longer; 842 849 micro-seconds minimum. The common interrupt
handler must switch from the user address space to the kernel
address space before executing the clock handler and back again
afterward. Loading the memory relocation registers in the memory
access controller takes 174 micro-seconds. After completing the
interrupt handling the routine returns directly to the user pro-
cess.
Execution time and program path for handling interrupts to
user processes can be measured in the folLowing ways:
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(i) Adding the times aLready measured for the different paths.
(i i) Measuring the routine in the same way as we did for the
cLock routine in an idLe system.
(iii) When an interrupt occurs the centraL processor switches
from user to supervisor mode by setting a fLag in the pro-
gram status word. This signaL is avaiLabLe on the back-
pLane and it was connected to the state anaLyser (figure
3). TotaL interrupt handLing execution time is the time
between the user mode instruction immediateLy prior to the
interrupt and the next user mode instruction. Setting the
anaLyser to trigger on the interrupt vector address and
tracing onLy user mode instructions with the trace centred
on the interrupt provides this information. Tracing
address in branches again indicate program fLow. To sim-
pLify initiaL measurement onLy one user process was run-
ning on the system; a "BASIC" program in an infinite Loop.
A Lot of usefuL information is provided by the preceding
measurements but to modeL the cLock routine compLeteLy two areas
need further investigation - the calLout section and the process
tabLe update section. Execution time for the caLLout section
depends upon the number of caLLouts and the functions caLLed. A
function caLLed to provide newLine deLay on a Line printer takes
1,068 micro-seconds. Process table update execution time depends
upon the number of current processes, the number of processes
ready to wake up and the priority of the current process. If the
state analyser couLd read memory locations these numbers could be
determined during the trace simplifying measurements. At
present, these numbers are determined either by simulating condi-
tions or by using software tooLs to determine the current system
state. Representative times for the clock routine are given in
table 2.
8. MODIFYING THE COMMON INTERRUPT HANDLER
Unix was written as a muLti-tasking operating system to sup-
port a number of programmers in an interactive environment. A
common interrupt handLing system is adequate for this appLication
and has the advantages of moduLarity and ease of modification
mentioned earLier. For real-time appLications the response time
of the common interrupt system is excessive; one of the reasons
why Unix is not a reaL-time operating system. ReaL-time systems
have to respond rapidLy to interrupts either because of the fre-
quency of the interrupts or the requirements of the interrupting
device. This can be accompLished best by individuaL high speed
assembler routines sacrificing moduLarity and ease of modifica-
tion.
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1mmediate Interrupt
36
ET
1. address of handler
2. minor device fXJmber
3. interrupt stack pointer
AVE ON STA CK
1. minor device number
2. device status
3. old R.S.W.
Auto Driver
Channel
4-5
Check Status
Call appr opriat e
Interrupt Handler
e.g. clock 289- 296
(jet address and no.
of trap routine fo
give up CPU
Cio to origion~1 common
Interrupt Handler
CALL - figure 10
Kernel
No
2·5
RETURN
Figure 11. Modified Common Interrupt Handler
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A Perkin-Elmer computer running Unix was linked to a Univac
main-frame computer running Exec 8 for remote batch job submis-
sion. A synchronous RS232C link was used. Due to the cumbersome
design of the Univac synchronous driver much of the information
transmitted is protocol signals. Handshaking overhead effec-
tively halves the data transfer rate.
To provide a usable link the common interrupt handling
software was modified to reduce interrupt handling time in most
situations (figure 11). This was achieved by making use of
architectural features specific to the Perkin-Elmer range of
thirty-two bit computers. Trap handling was not modified.
Time is saved in the following ways:
(i) An address switch is no longer done. Memory relocation is
inhibited and program addresses are physicaL addresses.
(ii) A special stack was provided for the interrupt routines to
use.
(iii) ALL interrupt processing is done using the supervisor
register set. Thus there is no need to save and restore
the user register set or to pass data from one set to the
other via memory.
An additionaL architectural feature was utilised to make
system reconfiguration easier. Interrupts no longer vector to
separate Locations to obtain handler information before branching
to the common routine. Handler information is placed in tables.
All immediate interrupts, except the auto drive channel, vector
to one address. The physical device number has aLready been
placed in a register by the processor. This is used to index
into the tables to obtain the address of the handler and the
minor device number.
In the case of an interrupt to a user process where the fLag
is set to indicate that a higher priority process may be waiting
the new routine branches to the entry point of the original com-
mon interrupt routine (figure 10). Otherwise a return is made to
the state prior to the interrupt; user process, kernel process or
idle.
Execution time of the common interrupt routine for inter-
rupts to user processes has been reduced from 654 to 55 micro-
seconds. For interrupts to kernel processes it has been reduced
from 303 to 49 micro-seconds. If a higher priority user process
is waiting the execution time of common interrupt handling is 689
micro-seconds. Adding the software monitoring tool would
increase the common interrupt routine execution time by 40
micro-seconds making it a very expensive tool.
Because memory relocation is switched off the interrupt
handlers had to be modified also. The contents of the kernel
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segmentation table is used to calculate the physical address of
the user stack area from the virtual address. This address is
used as a pointer to the user area structures. Clock handler
time was increased from 189 to 292 micro-seconds as a result of
this modification, negating some of the savings in the common
interrupt handler. For a clock tick during a user process the
clock service time has been reduced from 842 to 347 micro-
seconds. Clock service time duing a kernel process has been
reduced from 588 to 341 micro-seconds. Thus for the majority of
interrupts processing time has been reduced.
Modifications to the common interrupt handler created some
problems for state analysis. All interrupts vector to the same
location making distinguishing one interrupt from anQther diffi-
cult. Interrupt specific information is contained~~emory loca-
tions and registers. This problem was overcome by setting the
analyser to trigger on the entry point of the interrupt handler
rather than on the interrupt vector address.
9. CONCLUSION
State Analysis has proved to be a useful tool for measuring
routine execution times and paths for performance evaluation.
Routines can be examined in great detail down to individual
instruction level. Complete programs can be monitored by tracing
program entry points, exit points and branch paths. Execution
time of interrupt handlers can be measured by measuring the time
spent in supervisor mode servicing the request. State analysis
is a powerful and accurate measuring tool which does not inter-
fere with the software it is monitoring.
Code written to be portable and easily modifiable often does
not make use of specific features of the target architecture.
Modifying code to use these architectural features improves per-
formance at the cost of portability. This is shown by the reduc-
tion in common interrupt handling execution time from 654 to 55
micro-seconds. A surprising amount of CPU resources, 3.41 percent
of CPU time minimum, are consumed by clock handling. Thus selec-
tion of clock interrupt rate is an important consideration in
system design.
Some limitations have shown up in the state analyser for
performance evaluation. These limitations and possible solutions
are under investigation.
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